is paper proposes a multi-input single-output (MISO) third order voltage mode (VM) universal �lter using only one operational transresistance ampli�er (OTRA). e proposed circuit realizes low-pass, high-pass, all-pass, band-pass, and notch responses from the same topology. e PSPICE Simulation results using 0.5 m CMOS technology agree well with the theoretical design.
Introduction
Operational transresistance ampli�er (OTRA) has emerged as an alternate current mode analog building block [1, 2] since it inherits all the advantages offered by other current mode building blocks such as current conveyor (CC) [3] [4] [5] [6] , operational transconductance ampli�er (OTA) [7] , current differencing buffered ampli�er (CDBA) [8] , differential voltage current conveyor (DVCC) [9] . e input terminals of OTRA are internally grounded, thereby eliminating parasitic capacitances at the input. OTRA has the advantages of a high slew rate and wide bandwidth. It is a high-gain current input voltage output device. Some analog �lters using OTRA have been reported in [10] [11] [12] [13] [14] [15] [16] and references cited there in. It is well known that higher order analog �lters using different kinds of active elements are of considerable interest, as they may be used for some special applications where sharp cut off is desirable and at the same time also useful to implement digital �lters. Higher order �lters can be obtained by various methods such as cascading lower order �lter or state variable method or signal �ow graph. Although OTRA based third order �lters are reported in the literature [17] [18] [19] , they all involve more that one OTRA.
In this work an attempt is made to propose a third order voltage mode (VM) universal �lter employing single OTRA as an active element. All of the �ve �lters, namely lowpass (LPF), highpass (HPF), allpass (APF), bandpass (BPF), notch (NF), can be obtained from the same topology.
Circuit Description
e circuit symbol of an OTRA is illustrated in Figure 1 . e characteristic equations of this element can be described as 
A CMOS-based OTRA using 0.5 m CMOS technology is given in Figure 2 [2] . A generalized th order �lter topology using single OTRA is shown in Figure 3 [20] . e routine analysis gives a voltage transfer function as
e proposed third order universal �lter is obtained from Figure 3 , if one considers
= ‖1/ and splits the terminal into three parts and terminal into two parts as shown in Figure 4 .
e routine analysis gives output voltage as
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where
If a2 a2 = , then (4) modi�es as
e specialization of (4), as shown in Tables 1 and 2 , results the transfer function of low-pass �lter (LPF), all-pass �lter (APF), band-pass �lter (BPF), and notch �lter (NF) functions. Similarly high-pass (HPF) transfer function is obtained from (4) if b2 = . e natural frequency and quality factor of the proposed circuit for LPF, APF, BPF, NF can be obtained as 
e sensitivity of 0 with respect to passive elements may be expressed as
It shows that the proposed circuit offers low sensitivity.
Effect of Nonidealities of OTRA
In this section the effect of �nite transresistance gain ( ) on the output of the �lter circuit is considered and for high frequency applications a passive compensation is employed in the same line as of reference [10, 11] . Ideally the transresistance gain is assumed to approach in�nity. However, practically is a frequency dependent �nite value. Considering the single pole model for the transresistance gain, can be expressed as
where 0 is the pole frequency and 0 is DC transresistance gain. In the case of high frequency application the transresistance gain ( ) reduces to 
Taking this effect into account the voltage transfer function (2) modi�es to where is the uncompensated error term. In the case of high frequency applications, passive compensation method may be employed to account for error introduced in (2) which is given in (11) . Inspection of circuit of Figure 4 and denominator of (11) indicates that error term may be realized by connecting a capacitor in parallel to or for passive compensation. In other words the value of may be decreased by to absorb the nonideality effect and thus achieving self-compensation. ere is another nonideality due to parasitic resistances and capacitances. Since the input nodes in an OTRA are inherently grounded, the effect of parasites are negligible.
Simulation Results
e performance of the proposed universal �lter is evaluated with CMOS implementation of OTRA as shown in Figure 2 [2], with DC power supply voltages DD = − SS = 1.5 V and bias voltage B = −0.5 V. e simulations are performed using PSPICE based on 0.5 m MOSIS (AGILENT) CMOS technology parameters. Aspect ratios used for different transistors are same as [2] .
e designed values of resistances and capacitances to obtain multifunction �lter output for a cutoff frequency of 0 = 200 KHz and quality factor of = 1 is shown in Table 3 . e simulated frequency responses for gain of LPF, HPF, and BPF are shown in Figures 5, 6 , and 7, respectively. It is observed that the simulated values closely − b1 a1 a2 a2 − b1 a1 a2 = + b2 + b2 − b2 BPF a2 = b2 NF a1 a1 = , + b2 + − = a2 a2 + b2 + a1 a1 + a2 a1 − b2 a1 , b2 a2 a2 + a1 a1 a2 a2 + a1 a1 b2
Frequency Gain (dB) agree with the theoretical results. Figures 8 and 9 show the frequency responses for both gain and phase for APF and NF, respectively. It is observed that there is deviation of simulated gain at higher frequency for notch �lter (NF). To �udge the quality of the output, total harmonic distortion is obtained for low-pass, high-pass, and band-pass �lter as shown in Figure  10 . It is evident that the output distortion is very low and within 0.2% up to 2 volts. Hence it may be claimed that the output is of very good quality and dynamic range is high.
Conclusion
An OTRA based universal third order voltage mode �lter is presented. Although a number of passive components matching is required, the proposed circuit offers the following advantageous features: (i) use of single OTRA, (ii) it has low output impedance, hence suitable for cascading, (iii) can implement all the �ve �lter function such as lowpass, highpass, bandpass, allpass, and notch from same topology, (iv) moreover all the capacitors are grounded or virtually grounded, so suitable for monolithic IC implementation, and (v) effect of �nite transresistance gain can be reduced by selfcompensation method, hence no additional elements needed.
